

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-333055

(43)Date of publication of application : 30.11.2001

(51)Int.Cl.

H04L 7/02

H03L 7/00

H04L 7/00

H04L 25/08

(21)Application number : 2000-147996

(71)Applicant : DENSO CORP

(22)Date of filing : 19.05.2000


(72)Inventor : NAGURA MICHINAGA

(54) CLOCK SYNCHRONIZATION CORRECTION METHOD AND SYNCHRONIZING CLOCK GENERATOR

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a clock synchronization method and a synchronizing clock generator that apply no meaningless and harmful phase correction to a generated clock even when the object signal to be synchronized has distortion.

SOLUTION: A received clock is generated by using a counter which is reset every time counting a count equivalent for a 2-code period, a phase of a received signal is compared with the received clock when the count equivalent to one-code period is counted after the reset, and increasing/decreasing the count to be reset according to the result of the phase comparison adjusts the phase of the received clock. Since the phase comparison is made for each 2-code period including both signal levels without fail, even when the received signal is subjected to waveform distortion of changing its duty ratio, the effect of the waveform distortion is cancelled, the effect of waveform distortion at the phase comparison is not caused so as to prevent useless phase correction against the waveform distortion.



LEGAL STATUS

[Date of request for examination]

01.07.2002

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3562441

[Date of registration]

11.06.2004

[Number of appeal against examiner's decision of rejection]